US 7,589,375 Β· Granted 2009-09-15

Non-volatile memory devices including etching protection layers and methods of forming the same

A non-volatile memory device includes a semiconductor substrate including a cell array region and a peripheral circuit region. A first cell unit is on the semiconductor substrate in the cell array region, and a cell insulating layer is on the first cell unit. A first active body layer is in the cell insulating layer and over the first cell unit, and a second cell unit is on the first active body layer. The device further includes a peripheral transistor on the semiconductor substrate in the peripheral circuit region. The peripheral transistor has a gate pattern and source/drain regions, and a metal silicide layer is on the gate pattern and/or on the source/drain regions of the peripheral transistor. A peripheral insulating layer is on the metal silicide layer and the peripheral transistor, and an etching protection layer is between the cell insulating layer and the peripheral insulating layer and between the metal silicide layer and the peripheral insulating layer.

Patent details

Publication number
US 7,589,375
Filing date
2006-12-20
Grant date
2009-09-15
Assignee
Samsung Electronics Co., Ltd.
Inventor(s)
JANG JAE-HOON, JUNG SOON-MOON, KIM JONG-HYUK, RAH YOUNG-SEOP, PARK HAN-BYUNG
CPC class
B42D15/042

Want to file your own patent?

Run your idea through our free scanner β€” we’ll show you which existing patents are conceptually closest, including this one if it’s a match.

Free patentability scan